I. INTRODUCTION

F
RONT-END preamplifiers are a critical element in optical receivers affecting the whole system performance such as speed, sensitivity, and signal-to-noise ratio. Therefore, design mandates careful optimization of a number of tradeoffs between bandwidth, gain, noise, and power consumption. III-V materials such as GaAs, InP-based HBT, or HEMT have been dominantly exploited to realize such amplifiers due to their inherently high-speed and low-noise characteristics. However, silicon technologies-particularly submicron CMOS technologies-have recently become very attractive due to their low cost and high integration level characteristics. Even in terms of speed, they can provide comparable potential to GaAs technologies [1] .
Recently, a number of gigabit CMOS preamplifiers have been reported [2] - [9] . Among those, optoelectronic integrated circuits (OEICs) integrate silicon photodiodes with preamplifiers on the same substrate so that the input parasitic capacitance and inductance of the chip can be minimized [7] - [9] . It is well known that the input parasitic components deteriorate the bandwidth and noise performance of the preamplifiers. Especially, the photodiode capacitance is the main limitation. Therefore, it [5] , such as capacitive peaking technique, inductive peaking technique, common-gate (CG) input configuration, and commondrain (CD) input configuration. The CG and CD input configurations relax the effect of large input parasitic capacitance from the bandwidth determination better than the conventional common-source (CS) input. However, the poor device characteristic of MOSFET such as small cannot totally isolate the parasitic capacitance. Also, this small deteriorates the noise and stability performance of the amplifiers.
Therefore, regulated cascode (RGC) configuration is exploited as the input stage of a transimpedance amplifier (TIA). RGC TIAs were previously reported in [10] - [12] , and this work shares the basic configuration with the previous RGC TIAs with appropriate modifications for higher speed operation. The RGC input mechanism enhances the input effective transconductance to be comparable to that of Si Bipolar or GaAs MESFET [10] . As a result, the input impedance of the amplifier can sit at virtual ground and the effect of large input parasitic capacitance including the photodiode capacitance can be more efficiently relaxed from the bandwidth determination than other configurations. In addition, the enhanced input transconductance reduces the high-frequency noise contribution relating with the large input parasitic capacitance. This proposed RGC TIA is realized in a 0.6-m CMOS technology for targeting 1.25-Gb/s Gigabit Ethernet applications.
The mechanism of the RGC input configuration is described in Section II. In Sections III and IV, the design of the RGC TIA and its measured results are discussed. Finally, the conclusion is given in Section V.
II. REGULATED CASCODE INPUT STAGE
It is well known that the RGC circuit provides the characteristics of high output impedance and wide output voltage range [13] . It also has another important feature, which is useful for high-speed low-noise preamplifier design, i.e., the virtual-ground input impedance when the input transistor is replaced with a current source. a local feedback and thus reduces the input impedance by the amount of its own voltage gain. According to the small-signal analysis, the input resistance of the RGC circuit is given by (1) where is the voltage gain of the local feedback stage.
It is clearly seen that the input impedance is times smaller than that of CG input. That is, the RGC input behaves qualitatively as a CG with large transconductance of . Since the value of the voltage gain is designed to be eight in this work, the RGC input stage enables eight times better isolation of the input parasitic capacitance from the bandwidth determination.
Meanwhile, the local feedback stage inherently produces a zero, causing a peaking in the frequency response at the frequency of (2) In order to avoid this peaking from the bandwidth, either the resistance or the gate width of should be reduced. However, reducing decreases the input transconductance almost linearly. It also leads to the increase of the drain bias current of in order to obtain the same voltage gain , thus resulting in larger power consumption. Hence, reducing is preferred since it decreases more slowly. However, it may lead to the increase of the channel thermal noise contribution from due to smaller . Therefore, should be carefully determined along with noise analysis.
III. RGC TRANSIMPEDANCE AMPLIFIER
This section describes a TIA incorporating the RGC input configuration. Fig. 2 shows the schematic diagram of the RGC TIA that consists of a photodiode, the RGC input stage, and a second-voltage-gain stage. Since the input impedance is very small due to the RGC input mechanism, it is not advantageous to apply the negative feedback to the input node. Rather, the feedback can be applied to a high impedance node that is the drain 
of
. With this feedback application, the dominant pole of the amplifier moves to a higher frequency and thus wider bandwidth can be achieved [10] , [11] . However, the circuit stability should be carefully examined because the dominant pole and the nondominant pole of the amplifier move close to each other and may cause a peaking in the frequency response.
Since the RGC input stage operates as a current buffer, a second-voltage-gain stage is required. In this work, a CD-type voltage-gain stage is chosen because it provides smaller parasitic capacitance at the drain of than a CS voltage-gain stage, thus deteriorating the bandwidth less. Also, it adjusts the dc level from the RGC input stage. However, it may reduce the total open-loop gain and degrade the circuit linearity.
According to the small-signal analysis of the RGC TIA, the closed-loop dc transimpedance gain is given by (3) where are the low-frequency gains of the source followers.
It is noted that cannot be indefinitely enlarged because of the power-supply constraints.
The 3-dB bandwidth of the RGC TIA is approximately given by (4) where is the gate-drain capacitance of is the capacitance at the gate of , which is given by , and is the parasitic capacitance of the feedback resistor. Derivation of the bandwidth and the dc transimpedance gain is described in Appendix I.
It is seen from (4) that the bandwidth of the TIA increases with the voltage gain. However, the voltage gain cannot be increased indefinitely without stability problems. If the voltage gain is so large to nullify the effect of , the amplifier bandwidth becomes limited by the feedback time constant . Noise analysis shows that the equivalent noise current spectral density of the RGC TIA is approximately given by (5) where is Boltzmann's constant, is the absolute temperature, is the noise factor of the MOSFET, is the zero-bias drain conductance, is the parallel combination of and , is the input parasitic capacitance including photodiode capacitance, electrostatic discharge (ESD) protection diode capacitance, and bondpad parasitic capacitance, i.e., , and and are the source-bulk and drain-bulk capacitances of , respectively. The derivation of the above equation is described in Appendix II and III.
For comparison, the noise current spectral density of the CG TIA [4] , [10] is also examined and approximately given by (6) It is seen from (5) that the thermal noise contributions from and become dominant at low frequencies and the dominant high-frequency noise comes from the third term due to the large input capacitance . Yet, the dominant high-frequency noise is divided by of the local feedback, rather than the input transconductance , which is the case of the CG TIA.
In (6), should be increased to reduce the high frequency noise contribution. However, it mandates either enlarging the gate width of or increasing the bias current. The former increases the parasitic capacitance of , thus degrading the stability. The latter requires higher power supply or smaller , resulting in higher thermal noise at low frequencies. Hence, a number of tradeoffs exist in the design of the CG TIA.
In the RGC TIA, is related to that is much smaller than the input capacitance. Thus, the noise contribution from can be significantly reduced for the same value of as in the CG TIA. Also, the denominator in the third term is controllable by sizing and appropriately, along with relatively large gate-drive voltage of . Therefore, the dominant high-frequency noise contribution due to the large input capacitance can be efficiently reduced without deteriorating the stability of the amplifier. In this work, the value of is designed to be three times larger than that of . In order to achieve the minimum noise current of the RGC TIA, the equivalent noise current spectral density is differentiated with respect to (gate width of ) and (gate width of ), respectively. It results in two conditions to satisfy, i.e., (a) and (b) . Also, the condition of reduces the noise contribution from significantly, as described in Appendix III. In this work, the gate widths of and are chosen to be 60 and 120 m, respectively and the gate width of to be 40 m. However, further optimization is necessary to achieve the proper power allocation between the RGC input stage and the CD voltage-gain stage and thus to improve the noise and bandwidth characteristics. Table I summarizes the bandwidth and the -related high-frequency noise characteristics for various types of TIAs (depicted in Fig. 3 ). It is seen that the RGC TIA can achieve more effective isolation of the photodiode capacitance from the bandwidth determination. Also, the -related high-frequency noise is less dependent upon the large input capacitance.
IV. MEASURED RESULTS OF RGC TIA
Test chips of the RGC TIA were implemented in a 0.6-m digital CMOS technology. Fig. 4 shows the chip microphotograph, where the core has an area of 0.5 0.2 mm . ESD protection diodes with parasitic capacitance of 0.6 pF are included in all pads. For facilitating the measurements, the photodiode is modeled as an equivalent circuit shown in Fig. 5 and mounted on a FR-4 PC board test fixture [14] .
The frequency response is measured in the frequency range of 50 MHz-2 GHz, using an HP8753ES network analyzer. Fig. 6 shows the measured results, achieving transimpedance gain of 58 dB and 3-dB bandwidth of 950 MHz for 0.5-pF photodiode capacitance. Even with 1-pF photodiode capacitance, the bandwidth of the RGC TIA is measured to be 860 MHz, showing only 90-MHz reduction. With no photodiode capacitance, the bandwidth is measured to be 1.014 GHz. These results confirm the mechanism of the RGC input configuration, i.e., the enhanced isolation of the photodiode capacitance from the bandwidth determination. Fig. 7 shows the measured eye diagrams at different data rates of 622.08 Mb/s, 1.0625 Gb/s, 1.25 Gb/s, and 1.86624 Gb/s for 2 1 pseudorandom bit sequence (PRBS) with 125-A equivalent photocurrent.
The noise current spectral density of the RGC TIA is measured in the frequency range of 10-950 MHz using wide-band low-noise amplifiers (ZFL-1000LN) and an HP8650A spectrum analyzer. Fig. 8 shows the measured noise data along with the simulation results, where the average noise current spectral density is measured to be 6.3 pA . It is seen that the noise current spectral density slowly increases even at high frequencies. Fig. 8(a) depicts the calculated noise sources of the RGC TIA by using MATLAB, where the total input capacitance of 2 pF and the noise factor of 2.5 are assumed. It is clearly seen that the -related noise contribution becomes dominant at high frequencies, while the thermal noise contributions from resistors are dominant at low frequencies. Fig. 9 demonstrates the measured sensitivity of the RGC TIA for 622 Mb/s, 1.0625 G/s, and 1.25 Gb/s 2 1 PRBS. For 1.25-Gb/s operation, the electrical sensitivity is measured to be 5 A for a bit-error rate (BER) of 10 . This corresponds to an optical sensitivity of 20 dBm, assuming the responsivity of the photodiode to be 0.5 A/W. It is noted that the measured sensitivity was degraded to some extent because of the resistors at the equivalent circuit of the photodiode. Therefore, it can be expected that the optical sensitivity would be better than 20 dBm with the assumption of negligible coupling loss between fiber and photodiode. Fig. 10 shows the measured input impedance of the RGC TIA, where input resistance of 50 is obtained. This confirms the large effective input transconductance of the RGC input stage. Although a slight peaking occurs around 500 MHz, the input impedance does not increase over 100 within the bandwidth.
The dc measurements show that the chip core dissipates 85 mW from a single 5-V supply. The performance of the RGC TIA is summarized in Table II along with other recent TIA data.
V. CONCLUSION
The RGC technique has been exploited to realize a 1.25-Gb/s TIA. The RGC configuration enhances the effective input transconductance and therefore isolates efficiently the large input parasitic capacitance from the bandwidth determination. It also relaxes the effect of the large input capacitance on the high-frequency noise characteristics. The measured results of the RGC TIA demonstrate 58-dB transimepdance gain, 860-MHz bandwidth for 1-pF photodiode capacitance, and sensitivity of 20 dBm for a BER of 10 . These data meet the specifications for Gigabit Ethernet applications [15] . APPENDIX I BANDWIDTH AND TRANSIMPEDANCE GAIN OF THE RGC TIA Fig. 11 shows the small-signal equivalent circuit of the RGC TIA and its simplified circuit. From the small-signal analysis of the simplified equivalent circuit, the transimpedance gain of the RGC TIA is given by (A.1), shown at the bottom of the page, where and are the low-frequency gains of the source followers.
Hence, the dc transimpedance gain of the RGC TIA is given by where is Boltzmann's constant, is the absolute temperature, is the noise factor of the MOSFET, and is the zero-bias drain conductance. It is assumed that all noise sources are uncorrelated. Assuming all noise sources are uncorrelated, the equivalent input noise current spectral density of the CD voltage gain stage with resistive feedback is given by (A.14) where it is assumed that the operation frequency is far below the unity current-gain frequency .
APPENDIX III NOISE ANALYSIS OF THE COMMON-DRAIN (CD) VOLTAGE-GAIN STAGE WITH RESISTIVE FEEDBACK
It is seen that the noise contribution from can be significantly reduced in the condition of . The gate width of is determined accordingly. Then, the equivalent input noise current spectral density of the CD amplifier is approximately given by (A.15)
